The industry is strongly interested in integrating low-κ dielectrics with Damascene copper.
INTRODUCTION
Semiconductor manufacturers worldwide are anxiously developing copper (Cu) technologies for next generation IC interconnects to meet accelerated roadmap projections. As a result, the interest to integrate low-permittivity (low-κ ) dielectrics with Cu has never been stronger. Ignited by IBM's and Motorola's announcements in late 1997 to incorporate Cu wiring in their CMOS logic technologies [1] , [2] , this trend has since then steered a conservative industry and its supporting infrastructure towards integration of low-κ dielectrics with dual-Damascene Cu [3] , [4] .
The alternative approach-low-κ dielectric integration with conventional subtractive-etched aluminum (Al) alloys and tungsten vias-is becoming less popular. Cu metallization advertises reduced wire delays and improved electromigration reliability at potentially lower production cost, while low-κ dielectrics offer reduced parasitic capacitance over conventional deposited oxides ( κ = 4.0 − 4.5). With these materials improvements, the interconnect system can then be scaled aggressively for higher performance, and be less prone to dynamic power dissipation, crosstalk noise, and signal delay issues [5] , [6] .
Reliable integration of Cu with existing backend oxide dielectrics requires encapsulation of Cu with barrier materials. Although thermal diffusion of Cu in oxide may be negligible at backend process temperatures (450°C and lower), positive Cu ions (Cu + ) drift rapidly through oxide in the presence of an electric field even at low temperatures [7] − [10] . This phenomenon raises many reliability concerns such as interlevel dielectric leakage, inadequate field isolation, and transistor degradation [10] − [12] . To identify the barrier requirements for integrating Cu with low-κ dielectrics, the extent of Cu + penetration in these dielectrics must be determined. This paper evaluates the properties of Cu + drift in various low-κ polymer dielectrics using bias-temperature stress (BTS). Cu-insulator-Si capacitors are biased at elevated temperatures to accelerate Cu + penetration from the Cu gate electrodes into the low-κ insulators. Cu penetration is detected by both capacitance-voltage ( C − V ) analyses and dielectric time-to-failure ( TTF ) measurements. The dielectric TTF measurement is ubiquitous in statistical evaluations of gate oxide reliability [13] . The highly sensitive C − V measurement, routinely employed to monitor trace mobile ions (Na + and K + ) in gate oxides, is a suitable vehicle for quantifying uncompensated dielectric charge and understanding dielectric interfaces in a metal-insulator-semiconductor (MIS) system [14] . In this study, BTS-induced changes in room-temperature C − V behavior are analyzed to extract the amounts of Cu + that have drifted into the dielectrics. The C − V findings are corroborated by current − time ( I − t ), current − voltage ( I − V ), and dielectric TTF measurements in order to develop a physical model that can explain the kinetics of Cu + penetration.
FABRICATION OF TEST STRUCTURES
Cu-and Al-gate MIS capacitors, as illustrated in Figure 1 , were fabricated with the six industrially relevant low-κ polymers listed in Table I , belonging to five families of carbon-based polymers: poly(arylene ether); aromatic hydrocarbon; fluorinated polyimide; benzocyclobutene; and parylene-F. Since Al does not drift into oxide [12] , the Al capacitors serve as experimental controls which, when compared to the Cu capacitor results, differentiate between gate-and dielectric-related instabilities.
In the processing sequence, a thin thermal oxide layer was first grown on n-type Si wafers in a dry ambient at 1000°C to form a stable, high-quality interface with the Si substrate. Ntype substrates were selected so that the Si surface would be in accumulation during BTS with a positive gate bias. This condition would ensure that the applied voltage is essentially dropped across the dielectric since the voltage drop across the electron-rich Si surface would be negligible. Next, 300 nm of low-κ poly- 1999 MRS Spring Meeting, Symposium N/O, Paper O4.4 Preprint, San Francisco, CA, April 7, 1999 3 mer was deposited over the thermal oxide. PAE-2 was cured in air (20% O 2 ), AF-4 was annealed in vacuum, whereas the others were cured in N 2 . Specific polymer processing conditions are detailed in [15] − [20] . A 50-nm oxide cap was subsequently deposited at 300°C after an in situ 300°C bake to degas residual moisture in the polymer. A SiH 4 /N 2 O chemistry instead of a SiH 4 / O 2 chemistry was chosen to prevent the polymer surfaces from oxidizing during the deposition. After the oxide cap deposition, 1 µm of either pure Al or Cu was sputtered, patterned, and wetetched to define gate electrodes with an area of 1 mm 2 . Prior to metal deposition, the wafers underwent an in situ bake to remove moisture in the dielectric. If not removed, this moisture could later cause metal blistering during testing. The metal gate on these samples were intentionally made thick to prevent probe damage in the underlying dielectric. After the backside thermal oxide was stripped, 2 µm of pure Al was sputtered on the wafer backside to form a good substrate contact. The wafers were finally annealed in a forming gas ambient at 350°C for one hour. This final procedure restores the quality of the thermal-oxide/Si interface after plasma exposure from the dielectric deposition and gate sputtering.
An important feature of this capacitor structure is the pair of thin oxide layers that sandwich the low-κ polymer [21] . The oxide layers overcome interface-related charge instabilities while allowing movement of Cu + under electrical bias. To be demonstrated later, polymers in direct contact with either the gate metal or Si substrate are prone to injection of electrons and holes across either interface. These interface-related instabilities are unrelated to Cu + drift and complicate the interpretation of results since the C − V technique cannot differentiate the physical sources of charge. The deposited oxide liner also alleviates Cu/polymer interface quality issues, such as adhesion and Cu agglomeration in the polymer [22] , [23] . 
ELECTRICAL TESTING
The electrical test setup, illustrated in Figure 2 , consists of a probe station situated inside a sealed plexiglas™ enclosure, which is continuously purged with N 2 to displace O 2 and moisture. The grounded probe station is furnished with an electrically isolated, water-cooled thermal chuck capable of quenching from 300°C to 50°C within one minute. The enclosure is surrounded by lightproof metal shielding which is also grounded to minimize electrical noise. This results in probe tip leakage currents of less than 10 fA. Capacitor samples are vacuum-mounted onto the thermal chuck which also serves as the connection to the sample substrates. Multiple capacitor gate electrodes are contacted by manual probers. The bias during BTS is provided by a HP4156A precision semiconductor parameter analyzer while the room-temperature C−V characteristic is measured with a HP4275A vector impedance meter.
All BTS and C−V measurements are conducted without breaking the N 2 ambient. This ensures that the exposed Cu electrodes do not oxidize during heating, and that the polymer films do not take up moisture throughout the testing sequence. Ambient moisture can readily be absorbed by a low-κ polymer film to increase polarization in the dielectric and give rise to anomalous C−V hysteresis [24] and increased capacitance [21] . For this reason, the capacitors are annealed at 200°C for 12 hours after being loaded into the test enclosure to dehydrate the low-κ polymer prior to any measurement or stressing.
Cu and correponding Al capacitors concurrently undergo BTS. The conditions are 150− 275°C with constant DC gate biases, V gate of 0−60 V, corresponding to initial electric fields of 0.0−1.5 MV/cm in the polymer. Samples are heated to the test temperature and bias is subsequently applied for durations ranging from a few minutes to many hours. The gate current, I gate , is monitored during BTS. The substrate current (~0.1 µA) is too noisy to be measured due to the chuck heater. When either the stress period expires or dielectric failure occurs, the capacitors are immediately quenched to room temperature to prevent backdrift of Cu + ions. Since the chuck vibrates during cooling, the probe tips are raised during cooling to prevent damage to the polymer.
High frequency (1 MHz) C−V sweeps from inversion to accumulation are obtained at 20°C before and after stressing. The main capacitance measurement error is electrical noise coupled from the chuck heater element and its power supply to the impedance meter signal. This problem is overcome by disconnecting the heater element power supply during C−V sweeps. 
RESULTS

Interface-Related Instabilities
Interface-related charge instabilities occur when the low-κ polymer is in direct contact with either the gate metal or Si substrate. To demonstrate these instabilities at the polymer/Si interface, virgin Al/oxide/polymer/n-Si capacitors are held at V gate of ±35 V (±0.9 MV/cm) for various durations before V gate is swept to obtain the C−V. Since Al forms an electrically stable interface with oxide [21] , the deposited oxide layer electrically insulates the polymer from the Al gate, thus allowing the polymer/Si interface to be examined. See Figure 3 (a). The resulting C−V shifts prove that holding V gate at -35 V introduces positive charge in the dielectric, while holding V gate at +35 V introduces negative charge; the longer the hold time, the larger the shift. The shifts correspond to charge densities of 10 11 −10 12 cm -2 . Since these instabilities occur at room temperature, we believe that electrons and holes injected from the Si substrate are responsible for the phenomenon. From the spreadout between accumulation and inversion, the C−V characteristics also indicate that the Si surface is poorly passivated by the polymer and has many interface traps (~10 12 cm -2 ). Similar interface-related instabilities also occur at the gate/polymer interface. In the Al/polymer/oxide/n-Si capacitors shown in Figure 3 (b), the polymer is electrically insulated from the substrate by the thermal oxide layer, thus allowing the Al/polymer interface to be inspected. Compared to polymer/Si instabilities, gate interface instabilities are more difficult to detect since the C−V measurement is much less sensitive to charge located near the gate interface. Hence, to demonstrate these instabilities, charge injection is accelerated by applying BTS at 300°C for one hour before examining the room-temperature C−V behaviors. Results show that regardless of polarity, very small gate biases introduce charge with the same polarity as V gate , in this case originating from the gate electrode, deep into the dielectric. Similar charge instabilities, although with different magnitudes, are observed in other low-κ polymers.
C−V Measurements of Oxide-Sandwiched Low-κ Polymer Capacitors
The aforementioned charge instabilities motivate using the oxide-sandwiched low-κ polymer capacitor structure (Figure 1 ) to detect the penetration of Cu + into the low-κ polymer. Figure 4 shows examples of C−V results for relatively poor and good dielectric barriers against Cu penetration, namely PAE-2 and BCB respectively. Here, the capacitors were subjected to BTS at 200°C for one hour. The C−V behavior is unaffected by the thermal cycles if no bias is applied. For PAE-2 capacitors, the negative flatband voltage shifts (∆V FB 's) in capacitors with Cu electrodes are much larger than those with Al electrodes when positive V gate stress is applied, implying that positive Cu + ions penetrate into PAE-2. The small shifts in Al capacitors, which eventually saturate with continued BTS, are attributed to trace alkali ions which are limited in quantity. For negative V gate stress, negligible ∆V FB 's are observed, implying that the applied bias during BTS is insufficient to induce bound polarization charge at the polymer/oxide interfaces [25] . For BCB capacitors, the C−V behavior is independent of gate metal and is weakly affected by a positive V gate stress. This indicates that Cu + drift is significantly less in BCB than in PAE-2. The negative [10] , replacing the 50-nm deposited oxide cap on top of the low-κ dielectric. The nitride layer was deposited at 300°C using SiH 4 /NH 3 . C−V shifts were absent after stressing under the same BTS conditions shown in Figure  4 (0−20 V at 200°C), thus confirming that Cu + penetration is prevented by the 75-nm nitride layer. For this experiment, it is imperative that the polymer be adequately dehydrated prior to BTS since nitride is a good moisture barrier [21] . Otherwise, the C−V's will shift due to moisture polarization, independent of bias polarity.
Model of Copper Drift Kinetics
Additional insight into the drift kinetics of Cu + is gained by measuring the I gate −V gate characteristics and I gate −t transients during BTS of the Cu capacitors. Results for PAE-2 and BCB are shown in Figures 5 and 6 . When compared to the corresponding C−V results, two key observations emerge. First, a good correlation exists between the magnitudes of ∆V FB and I gate , suggesting that I gate is related to the quantity of Cu + penetration. Second, the decreasing I gate with time under constant V gate stress implies that the electric field governing Cu + injection into the dielectric decreases with time in a manner described by the I gate −V gate measurement. These observations suggest that Cu + drift kinetics are governed by the physical model depicted in Figure 7 [26] . A positive V gate first ionizes neutral Cu atoms at the gate interface and then injects the resulting Cu + into the oxide cap, leaving behind electrons which are collected by the parameter analyzer voltage source as I gate . Singly ionized Cu ions (Cu + ), as opposed to Cu ++ , are assumed to be injected since the product of diffusivity and solid solubility of Cu ++ in oxide is insignificant compared to that of Cu + [7] . Should Cu + ions penetrate readily into the polymer (e.g., PAE-2), they will accumulate at the thermal-oxide/Si interface [12] , establishing an uncompensated positive space charge near the Si substrate. This is evidenced by the negative shift in C−V (Figure 4) . The electric field contribution from this space charge will lower the electric field at the gate interface and reduce the rate of Cu + injection ( Figure 5 ). This is consistent with the observed reduction of I gate with time ( Figure 6 ). On the other hand, should Cu + be unable to penetrate into the polymer (e.g., BCB), the accumulation of Cu + space charge in the oxide cap will quickly reduce the gate interface electric field, thus opposing further injection of Cu + . In this case, since the charge is located near the gate, the C−V behavior will not be significantly affected.
The proposed model equates J gate (I gate per unit area) to the rate of Cu + injection from the gate electrode into the dielectric. Given this hypothesis, ∆V FB (t) can be predicted using equation (1) below assuming that the injected positive Cu + ions, Q Cu (t) (charge per unit area), migrate to and accumulate at the thermal-oxide/Si interface.
Here, C ox is the capacitance per unit area of the dielectric stack and Q Cu (t) is the time integral of J gate assuming that intrinsic dielectric conduction is negligible. As demonstrated in Figure 8 , the model predicts the measured ∆V FB transients reasonably well over a range of BTS temperatures and biases. The slight overestimation probably arises because not all the charges migrate exactly to the thermal-oxide/Si interface as was assumed in the model. Also, some conduction charge (e.g., holes) may be trapped in the dielectric. Figure 7 . Energy band diagram illustrating proposed kinetics of Cu + penetration under positive V gate stress. Cu atoms ionize, penetrate into the dielectric, and then accumulate in the dielectric as Cu + space charge. For the purpose of illustration, the band structure of the low-κ polymer is assumed to match that of oxide. 
Extraction of Copper Drift Rates
Cu + drift rates in dielectrics are extracted to compare the barrier properties of various dielectrics to Cu + penetration and more importantly, to assess the magnitude of the reliability concern. One estimate of the Cu + drift rate is the rate of change of V FB with time [12] . Since the electric field in the dielectrics evolves with time due to Cu + accumulation, the highest drift rates at the initial parts of the transients are compared. However, this V FB method is cumbersome, requiring many BTS experiments and C−V measurements. Alternatively, since I gate reflects the quantity of injected Cu + , a more convenient estimate of the initial Cu + drift rate is I gate taken from the I gate − V gate sweep at a bias level of interest. A fresh sample must be used and V gate must be ramped from zero bias at a sufficiently fast rate to ensure that the rate of voltage increase is significantly faster than the rate of Cu + drift. Otherwise, I gate will be underestimated due to dielectric charging.
Initial Cu + drift rates estimated from the I gate −V gate measurements are shown in Figure 9 . The Cu + drift rate into PECVD oxynitride [12] and LPCVD SiH 4 /O 2 deposited oxide are included for comparison. For dielectrics with slower Cu + drift rates, such as BCB and AF-4, intrinsic electronic conduction through the dielectric, measured as I gate in corresponding Al capacitors, cannot be neglected. In these cases, the I gate component attributed to Cu + is extracted by subtracting I gate of the Al capacitor from that of the Cu capacitor at a given bias. For dielectrics with fast Cu + drift rates, such as PAE-2 and FPI-136M, this intrinsic electronic conduction can be neglected.
The Cu + drift properties of various low-κ polymers have been evaluated using the oxide-sandwiched low-κ polymer capacitor. The effectiveness of this test structure relies on the oxide layer deposited on the low-κ polymer being very permeable to Cu + migration. Cu + drift rates in silicon oxides have been reported to vary by as many as four orders of magnitude depending on film quality and growth technique [11] . In this work, the deposited oxide layer did not act as a barrier for Cu + penetration into the low-κ polymer. Otherwise, the orders of magnitude difference in Cu + drift rates from polymer to polymer would not have been observed. 
Time-Dependent Dielectric Breakdown (TDDB)
During BTS, the reduction of I gate with time would seem to imply that Cu + drift in dielectrics is a self-limiting process with limited impact on reliability. However, as demonstrated by Chiang et al. in a related study [11] , Cu + drift will lead to increased electrical leakage and ultimately an abrupt dielectric breakdown given enough time for substantial penetration. We have performed such time-dependent dielectric breakdown (TDDB) experiments on the oxide-sandwiched low-κ capacitors under more severe BTS conditions than in the C−V experiments, namely under +60 V bias (1.5 MV/cm) at 250°C, to yield more practical failure times. Indeed, all Cu capacitors eventually fail catastrophically after a period of increasing electrical leakage. Failures were not observed in corresponding Al capacitors. Typical TDDB results are shown in Figure 10(a) . The failure times for the six tested polymers are compared in Figure 10(b) . Furthermore, as shown in Figure 11 , there is a reasonable correlation between the observed median time-to-failure and the extracted Cu + drift rates. We speculate that capacitor failure is a consequence of dielectric wearout induced by Cu + ions accumulating in the dielectric, similar to a mechanism proposed in [27] . Revisiting Figure 7 , recall that the penetration of uncompensated Cu + ions into the dielectric raises the electric field near the Si substrate. This increase in field will facilitate transport of electrons from the Si substrate across the thermal oxide layer via Fowler-Nordheim tunneling. Consequently, I gate will increase as observed. Electron transport through the dielectric will spawn regions of local damage which propagate through the dielectric network with continued stressing. Eventually, capacitor failure will occur after passage of some critical electron fluence (Q bd or charge-to-breakdown). Since dielectric breakdown is linked to the statistical distribution of defects in the dielectric, the observed variations in the spread of TTF distributions are believed to reflect defect inhomogeneities within the low-κ polymers. It is interesting to note that the product of median TTF and initial Cu + drift rate, with an average value of 7 × 10 13 ions/cm 2 as shown in Figure 11 , is relatively constant among the six tested polymers. We interpret this product to be approximately the critical charge concentration that must accumulate in the dielectric before capacitor failure ensues. 
DISCUSSION
Combining the C−V, I gate −V gate , and TTF findings, this study shows that Cu + ions drift readily in fluorinated polyimide and in poly(arylene ether), but less readily in parylene-F and in benzocyclobutene. Similar polymer chemistries exhibit similar behaviors as indicated by the drift rates in poly(arylene ether) materials (PAE-2 and ALCAP-E). The differences in observed Cu drift rates among the various low-κ polymer chemistries are believed to reflect interactions between Cu + ions and the local chemical environments of the polymer. A good understanding of these interactions is difficult to grasp especially since the tested dielectrics belong to very distinct families of polymers. Moreover, the entire structural formulae for a few tested materials have not been disclosed. Nevertheless, we can speculate as to the possible correlations between the Cu + drift rates and polymer properties. See Table II .
Cu should already be in ionic form in the polymer since Cu must penetrate through the oxide cap in order to reach the polymer interface. Hence, the oxide cap is essentially a catalyst for Cu ionization [23] . The reader is directed to [7] which proposes a detailed thermodynamical mechanism to explain how Cu ionization occurs at the Cu/SiO 2 interface.
Results from our study suggest that the percolation of Cu ions through the polymers is retarded by increased crosslinking in the polymer network. For example, SiLK™ polymer, a highly crosslinked aromatic hydrocarbon suspected to be a close relative of poly(arylene ether), performs better as a Cu barrier than its less crosslinked counterparts (PAE-2 and ALCAP-E). BCB, an excellent Cu barrier, is also highly crosslinked. It is speculated that highly crosslinked polymers reduce the kinetics of Cu + drift by minimizing the free volume in the polymer that could facilitate interstitial migration of Cu ions. Free volume is also reduced in crystalline as opposed to amorphous polymers. This perhaps explains the relatively good Cu barrier property of AF-4, the only crystalline polymer evaluated. One might speculate that the free volume argument can be substantiated with a correlation to mass density. It is important to note that because the polymer chemistries vary so widely, the free volume is not necessarily correlated to mass density. The mobility of Cu ions in the polymer could be enhanced by polar groups in the polymer behaving as centers of strong negative partial charge (δ -) that can attract Cu + ions electrostatically. For instance, consider the polarity of oxygen atoms incorporated in the polymers. A specific example is the the carbonyl group (C=O) present in FPI-136M. Often linked with moisture absorption, the carbonyl oxygen atom is very polar and may be responsible for the high drift rate in FPI-136M. The presence of oxygen could also be responsible for the poor performance of PAE's compared to polymers with much less oxygen content, such as BCB and AF-4. The ether oxygen linkage in PAE is also polar since both bonds are not diametrically opposed. In contrast, the oxygen atoms in BCB are weakly electronegative since the attached silicon atoms are electropositive. Extending this polarity argument, the fluorine atoms of AF-4 are electronegative and may participate in Cu + interaction, thus admitting more Cu + penetration than BCB. Strong partial negative charges also occur in aromatic rings. Electron delocalization in the conjugated bonds of the phenyl (benzene) ring results in negative charge regions (π clouds) above and below the plane of the ring. Polymers with relatively strong aromatic character, such as PAE and SiLK™ polymer, exhibit poor Cu + barrier property compared to polymers with weaker aromatic character. This trend suggests that polymers with strong aliphatic character, that is, with abundance of carbon atoms having only single bonds, should have better Cu barrier characteristics. However, since aromaticity is deliberately incorporated in the polymer backbone in order to meet the thermal requirements of existing interconnect processing, purely aliphatic polymers cannot be considered for this application. The presence of partial charges may also be dictated by the concentration and homogeneity of defects in the polymer matrix, such as the density and composition of polymer chain ends. The quality of the polymer will influence dielectric TTF results and could be an issue related to the maturity of the low-κ materials development.
For reliable incorporation of Cu with fluorinated polyimide or poly(arylene ether), barrier encapsulation of the Cu interconnects is required. Dielectric barriers such as PECVD nitride or oxynitride will likely serve as a topside barrier to passivate the polished Cu interconnects. How- ever, since κ nitride ≈ 7−8, the nitride thickness must be minimized to preserve the low-κ advantage of the polymer without compromising barrier integrity. Cu integration with benzocyclobutene and possibly parylene-F may relax barrier requirements, but BCB will impose a limited thermal budget (350°C) on process integration options. These experiments were performed on planar low-κ polymer films. Barrier requirements not only depend on the intrinsic Cu barrier property of the bulk polymer but even more importantly, on the integration scheme. For instance, in certain Damascene structures, weak adhesion may exist at interfaces between the low-κ polymer and liner dielectrics. Despite the excellent Cu + drift barrier property of BCB and nitride, interconnect failures due to Cu + migration along the BCB/ nitride interface have been observed [28] . In this case, surface treatment of the polymer prior to nitride deposition will be required to improve the barrier property of the interface.
CONCLUSIONS
Bias-temperature stressing, capacitance-voltage measurements, current-voltage characteristics, and time-dependent dielectric breakdown experiments were employed to evaluate the reliability of Cu and low-κ polymer dielectric integration. These sensitive electrical techniques identified a variety of charge instabilities, including interface-related instabilities existing when the low-κ polymer comes into direct contact with either Si or a metal. Such instabilities motivated fabrication of the oxide-sandwiched low-κ polymer capacitor structure to determine the Cu + drift behavior of low-κ polymers. Cu was found to drift readily into flourinated polyimide and poly(arylene ether), more slowly into parylene-F, and even more slowly into benzocyclobutene. A physical model was proposed to explain the observed kinetics of the Cu + drift in terms of Cu ionization and gate leakage current. A qualitative comparison of the chemical structures of the polymers suggests that Cu + drift may be retarded by increased crosslinking or enhanced by polar functional groups in the polymer. Cu integration with polymers having poor Cu + barrier property will require dielectric or metal barrier encapsulation. Nitride or oxynitride liners are effective dielectric barriers provided they are sufficiently thin to preserve the low-κ advantage of the polymer without compromising barrier integrity. For low-κ polymers exhibiting good resistance to Cu penetration, barriers may still be required depending on how reliably Cu is encapsulated in a particular integration approach.
